I/O Products
TSMC 80LP
Download Product Overview
GPIO
Dolphin Technology provides a complete GPIO IO library package. The package includes configurable IO's, power cells, fillers, spacers and analog cells. ESD and latch-up prevention structures are built-in into the library
-
Description
-
Design Status
-
Silicon Status
- Pad design with 25um pitch (Options include Tolerant and Capable)
- Supports wirebond/CUP and flipchip packages
- Programmable metal stack options
- I/O Drive strengths 2/4/6/8/10/12 mA with 2.5V transistor, 2.5V output Drive/ 3.3V tolerant
- I/O Drive strengths 2/4/6/8/10/12 mA with 2.5V transistor, 2.5V/3.3V output Drive Capable
- I/O Drive strengths 2/4/6/8/10/12 mA with 1.8V transistor, 1.8V output Drive/ 2.5V/3.3V tolerant
- I/O Drive strengths 2/4/6/8/10/12 mA with 1.8V transistor, 1.8V/2.5V/3.3V output Drive Capable
- 4 different slew rate options
- Built-in JTAG Logic for testability (LogicVision, Mentor or Synopsys compatible)
- Input/Output registers options
- Bus-hold(sustain) and pull-up/down options
- In-built ESD and Latchup Prevention circuits
Front End views are available under NDA
DDR
Dolphin Technology provides a complete DDR IO library package. The package includes configurable single-ended and differential IO's, power cells, fillers, spacers and calibration cells. ESD and latch-up prevention structures are built-in into the library
-
Description
-
Design Status
-
Silicon Status
- Pad design with 25um pitch
- Supports wirebond/CUP and flipchip packages
- Programmable metal stack options
- DDR3/DDR2/DDR1/LPDDR2/LPDDR I/O with PVT Compensation and PVT compensated internal termination RTT using 2.5V transistor
- DDR3/DDR2/DDR1/LPDDR2/LPDDR I/O with PVT Compensation and PVT compensated internal termination RTT using 1.8V transistor
- Built-in JTAG Logic for testability (LogicVision, Mentor or Synopsys compatible)
- Input/Output registers options
- Bus-hold(sustain) and pull-up/down options
- In-built ESD and Latchup Prevention circuits
Front End views are available under NDA
Special Purpose
-
Description
-
Design Status
-
Silicon Status
- LVPECL IO with PVT Compensation
- LVDS/LVPECL Combo with PVT Compensation
- PCI
- I2C
Front End views are available under NDA