Standard Cell
TSMC 65LP - Standard Cell Libraries
Dolphin offers an extensive array of Standard Cell libraries that have been methodically tested and verified in silicon for each process technology supported. More than 800 fully customizable cells are available, and each one has been optimized for speed,
routability, power and density, in order to maximize performance and wafer yield while lowering overall SoC cost.
Dolphin's Standard Cell libraries are designed to meet a wide range of application requirements, including:
- 6-track, Ultra High Density
- 7-track, Ultra Low Power & Ultra High Density
- 10-track, High Performance & High Density
- Channel Lengths include 60nm, 65nm, and 70nm
Download Product Overview
-
Ultra High Density
-
Ultra Low Power / Ultra High Density
-
High Performance / High Density
All tracks available with Channel Lengths of 60nm & 65nm
Ultra High Density
-
Description
-
Design Status
-
Silicon Status
- Fully customizable standard cell library consisting of more than 3500 cells
- 6-track layout
- Multi-VT (SVT, HVT, LVT) available
- Multi-channel libraries available
- NLDM and CCS models available
- Support for all industry-standard tools (i.e. Magma, Cadence, Synopsys)
Ultra Low Power / Ultra High Density
-
Description
-
Design Status
-
Silicon Status
- Fully customizable standard cell library consisting of about 800 cells
- Single metal layer design for high routing utilization
- 7-track layout
- High speed with high density
- Accurate timing and power models
- Complete models and views for synthesis and functional simulation tools
In production
High Performance / High Density Standard Cell
-
Description
-
Design Status
-
Silicon Status
- Fully customizable standard cell library consisting of about 800 cells
- Single metal layer design for high routing utilization
- 10-track layout
- High speed with high density
- Accurate timing and power models
- Complete models and views for synthesis and functional simulation tools
In production